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Abstract—Optical microring resonators can be integrated
on a chip to perform switching operations directly in the
optical domain. Thus they become a building block to cre-
ate switching elements in on-chip optical interconnection
networks, which promise to overcome some of the limita-
tions of current electronic networks. However, the peculiar
asymmetric power losses of microring resonators impose
new constraints on the design and control of on-chip optical
networks.
In this work, we study the design of multistage intercon-
nection networks optimized for a particular metric that we
name degradation index, which characterizes the asymmet-
ric behavior of microrings. We also propose a routing control
algorithm to maximize the overall throughput, considering
the maximum allowed degradation index as a constraint.
Index Terms—Optical interconnections, microring res-
onators, multistage switching networks, routing algorithm
I. INTRODUCTION
Optical technologies appear as a viable alternative to elec-
tronics to build interconnection networks suited for on-chip
integration. On the one hand, predictions outlined by the
International Technology Roadmap for Semiconductors [1]
show that the main performance limitation of feasible on-die
electronic interconnections is the length of metal-dielectric
wirings, becoming critical for distance above the millimeters.
Indeed, the higher the information densities to support,
the stricter become the design constraints to be fulfilled,
especially in terms of (i) electromagnetic compatibility is-
sues, (ii) maximum distances which electronic signals can
cover without regeneration, and (iii) power requirements. On
the other hand, recent breakthroughs in CMOS-compatible
silicon photonic integration [2] are boosting the penetration
of optical technologies into interconnection systems [3], [4].
As a matter of fact, photonic technologies can transport
huge information densities, their performance are roughly
independent of the bitrate and offer the possibility to cover
larger distances without regeneration. Several issues still re-
main to be solved, both at the component level, e.g., efficient
light generation, and at the architectural level, where inter-
connection architectures exploiting the distinctive features
available in the optical domain must be identified. In this
paper we focus on the architectural level, studying on-chip
optical interconnection networks.
Silicon microring resonators represent one of the most
promising optical devices to this end. Microring resonators
are small foot-print devices, which have already proved to
be suited for a wide range of applications, including signal
processing, filtering, delaying or modulating optical signals.
Furthermore, they have been considered to build sensors,
modulators, microlasers and buffers [5], [6].
In this work, we investigate how to design and control in-
terconnection networks based on microring resonators acting
as optical Switching Elements (SEs), as proposed in [3], [7]–
[9]. In a microring resonator SE (see for example Fig. 1(a)),
an incoming optical signal can be either coupled to the ring
(if the input signal wavelength is equal to the resonance
wavelength of the microring) or it can continue along its
path (if the input signal wavelength is different from the
resonance wavelength). This allows to switch an incoming
signal to a different output port, depending on the ring
resonance wavelength.
In classical interconnection networks, input signals suffer
power losses independent of the state of the SEs in the inter-
connection network. On the contrary, SEs based on microring
resonators show an intrinsic asymmetric state-dependent be-
havior because optical signals coupled/not-coupled to the ring
suffer different power penalties, depending on the specific
microring design [9]. To enhance architecture scalability, it
is crucial to minimize the power degradation experienced by
any signal traveling through the interconnection network.
To this aim, we propose different architecture designs and
suitable algorithms to control the SEs configuration.
Our major contributions are: (i) two multistage intercon-
nection networks that minimize the power losses, (ii) a
mirroring technique to scale up the size of the network,
and (iii) a control algorithm that considers the specific phys-
ical impairments. All these contributions allow to design
and control the whole switching networks, leading to good
performance in terms of complexity and port scalability.
Preliminary results were presented in [10] and [11].
The remainder of the paper is organized as follows. In
Sec. II, we first describe simple microring-based SEs that can
be used as building blocks to create larger interconnection
networks. In Sec. III, we define the degradation index and
we investigate the scalability properties of three classical
multistage networks based on microring SEs in terms of area
(measured as the number of deployed microrings) and degra-
dation index. To optimize the tradeoff between area and
degradation index, we also propose two multistage networks
in Sec. IV and the mirroring technique in Sec. V. In Sec. VI
we present a variation of the classical Paull’s algorithm for
Clos networks [12], to configure microring-based switching
fabrics and drastically reduce the degradation index. Finally,
we present some design evaluation of the proposed solutions
in Sec. VII, and we draw some conclusions in Sec. VIII.
II. MICRORING-BASED SWITCHING ELEMENTS
Microring resonators are basically composed by a wave-
guide bent to itself in a circular shape, coupled to one or
2two waveguides or to another microring. Fig. 1(a) shows an
example of a microring coupled to two waveguides to build a
1 × 2 SE. This basic building block is called 1B-SE. Optical
signals entering the input port can be either deflected to the
drop port, when the ring is properly tuned (or in resonance)
with the input signal wavelength, or continue along the input
waveguide towards the through port in untuned state.
The resonance frequency can be modified exploiting ei-
ther thermal-optical effects [13], carrier-injection [14], [15]
or optical pumps [16]. Depending on the used technology,
different tuning times, as well as different power penalties,
can be observed. In the remainder of the paper, we assume
that microrings are controlled by carrier injection techniques
because they ensure (short) switching times (few hundred
ps according to [14]). We also assume a single wavelength
operation; the incoming optical signal is coupled (or not) to
the ring, depending on the wavelength to which the ring is
tuned. All the proposed architectures can be extended to a
Wavelength Division Multiplexing (WDM) scenario, but this
is outside the scope of this paper.
Dealing with a physical model of microrings (see for ex-
ample [8]) is outside the scope of this work. Microring based
1B-SEs present an asymmetric power penalty depending
on the switching state. According to [9], the design of the
microring resonator is based on a tradeoff between different
figures of merit. More precisely, a large coupling coefficient
between microring and adjacent waveguides leads to low
power degradation to signals deflected to the drop port but
high degradation to signals sent towards the through port.
On the contrary, a small coupling coefficient between mi-
croring and adjacent waveguides leads to high degradation
to signals deflected to the drop port but low degradation
to signals sent towards the through port. For instance, in
the microrings controlled through laser pumps [16], input
signals sent to the drop port experience larger power losses
(around 1.5 dB) than signals routed to the through port (with
negligible losses) because of the small coupling coefficient
between microring and drop/through waveguides. Therefore,
we describe the loss behavior of the 1B-SE with a simplified
model based on two loss states, assuming either a High-Loss
State (HLS), or a Low-Loss State (LLS).
Extending the 1B-SE structure, it is possible to design
more complex SEs that can be used as elementary switching
elements in large interconnection networks. Fig. 1(b) depicts
a possible implementation of a basic 2 × 2 SE (called 2B-
SE). The 2B-SE exploits two 1B-SEs jointly controlled to
provide two switching states. In the bar state (in0 → out0,
in1 → out1), each ring deflects the corresponding optical
input signal to the drop port of the respective 1B-SE. In
the cross state (in0 → out1, in1 → out0), each ring lets the
corresponding optical input signal pass to the through port
of the respective 1B-SE. Also the 2B-SE can be modeled as a
SE with two opposite loss states. Without loss of generality,
we assume the bar state as a HLS, and the cross state as a
LLS, coherently with either the experimental measurements
of [7], or the results of [9] for a small coupling coefficient
between microring and adjacent waveguides. Note that the
penalty due to the waveguide crossing can be minimized ap-
plying an expansion technique to achieve a 0.2 dB of loss [17].
In [18], the loss due to the waveguide crossing is further
reduced to 0.16 dB applying a double-etched technique.
We propose a modified version of the 2B-SE, useful to
optimize the design of multistage interconnection networks.
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Fig. 1. Elementary microring-based Switching Elements (SE)
Fig. 1(c) shows a 2×2 Mirrored-SE (called 2M-SE). By cross-
connecting the input ports, the bar state is now realized by
setting up the internal 2 × 2 SE in the cross state (LLS),
whereas the cross state is achieved with an internal bar
state (HLS), thus exchanging the LLS with the HLS, with
respect to a 2B-SE. The layout of the 2M-SE introduces
additional bendings compared with the 2B-SE. However,
the corresponding loss can be considered negligible for our
analysis, because its value is approximately 0.005 dB for a
90◦ bend with a 6.5 µm radius [6].
Note that our characterization of the SE asymmetric loss
behavior can be applied to other optical switching technolo-
gies. As an example, the Mach-Zehnder (MZ) based optical
2×2 switch presented in [19] shows a bar-state transmission
loss 1 dB higher than the cross-state transmission loss.
Similarly, [20] describes a MZ-based optical 2×2 switch with
a bar-state transmission loss 0.7 dB higher than the cross-
state transmission loss.
In this work we neglect the signal degradation due to
crosstalk. Note that [9] shows that the effect of crosstalk
depends on the specific switching configuration and on the
coupling coefficients between the optical guides. Similarly
to our assumptions, the signal impairment is asymmetric
for each SE state, although it depends also on the traffic
sent through the fabric. Following the approach described
in [8], loss and crosstalk penalties could be integrated into
a single “impairment index”, thus permitting to extend the
proposed methodology to devise a crosstalk-aware design. We
leave this extension for future work. Instead, we focus on the
design of interconnection network architectures able to scale
to large size by reducing the number of SEs in HLS that
optical signals should cross while traveling from input to
output ports. Our methodology is independent of the specific
switching configuration which creates either one of the loss
states (HLS or LLS).
III. BASIC MULTISTAGE ARCHITECTURES
The SEs presented in Sec. II is used as building elements
to assemble a larger interconnection network with N input
and N output ports. Even if we borrow some terminology
from the circuit-switching domain, the reference scenario is
packet switching. The interconnection network must be con-
figured to support a given set of input-output pairs defined
by a permutation pi: input i must be connected to output
pi(i). The total number of possible complete permutations
is N !. When we say that a connection from i to pi(i) must
be established, we mean that a data packet from input i
must be transferred to output pi(i) according to the decision
of a packet scheduler. The sequence of SEs traversed by
the connection defines a path in the switching network,
computed by a proper routing algorithm.
3We aim at maximizing the scalability of the architecture
for large N by considering both the area and the power
losses. The area, denoted by C, is evaluated as the total num-
ber of microrings present in the interconnection network.
The power losses are evaluated through the maximum
number of SEs configured in HLS that the input signal
must cross in the optical interconnection, considering all
possible input-output permutations, i.e. taking a worst-case
approach. Such number is denoted by X and referred to
as the degradation index. The architecture with the best
scalability is achieved by minimizing C and X for a given
N . More precisely, we consider a network design constrained
by a given maximum degradation index Xˆ, equal to the
maximum number of HLS SEs that optical signals are
allowed to cross. Whenever X ≤ Xˆ, then all the possi-
ble input-output permutations can be established and the
corresponding architecture is said to be feasible. On the
contrary, when X > Xˆ, there exist some permutations for
which some input-output connections cannot be established,
because the corresponding path would violate the target Xˆ.
In such a case, the connection is said to be blocked, and the
corresponding packet cannot be sent across the switching
fabric.
In the following we will consider three basic architectures
for interconnection networks: crossbars, Clos networks and
Benes networks. Then, we will propose some hybrid archi-
tectures, to combine the different tradeoff between area and
degradation index offered by each basic architecture.
A. Crossbar networks based on microring resonators
Firstly, we discuss the properties of the crossbar (XBAR)
architecture, which will be used also as basic building block
for the architectures that will be later proposed. Crossbars
can be built exploiting 1B-SEs: Fig. 2 shows an example of
crossbar, in which column waveguides are connected to the
input ports and row waveguides to the outputs. The crossbar
exhibits the best scalability in terms of degradation index,
because each input can be connected to any output crossing a
single 1B-SE in HLS. Hence, the maximum number of SEs in
HLS that any optical signal crosses isXXBAR(N) = 1. Routing
is trivial. However, the crossbar exhibits the worst scalability
in terms of area, because CXBAR(N) = N2.
Fig. 2. 4 × 4 microring-based crossbar connecting 1 → 4, 2 → 2,
3→ 1 and 4→ 3
B. Clos networks based on microring resonators
The definition of networks with lower number of SEs than
the crossbar, naturally leads to multistage interconnection
networks, like the well known Clos networks [12]. Fig. 3
shows a symmetric three-stage Clos network: each switching
module (SM) of the first stage and of the third stage is
connected with all the SMs of the middle stage. The first
design parameter is the number of SMs in the first and the
third stage, denoted by k. The second design parameter is
the number of SMs in the second stage, which affects the
blocking property. In the following, we consider n = N/k
SMs in the middle stage, because this is the minimum n
that guarantees a non-blocking rearrangeable network 1. As
a consequence, the first and third stage SMs are of size n×n,
and the second stage SMs are of size k × k. When all SMs
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Fig. 3. Rearrangeable non-blocking Clos network
are implemented by crossbars, XCLOS = 3 and the minimum
network area, obtained for n =
√
N/2 as shown in [12], is
equal to CCLOS(N) = 2
√
2N
3
2 .
C. Benes networks based on microring resonators
Benes networks are Clos networks that are recursively
constructed with basic SMs of size 2 × 2; thus N = 2h for
some integer h. From the area point of view, they offer the
best scalability, being asymptotically optimal [12]. Indeed,
an N × N Benes network has a number of stages (columns
of 2B-SEs) equal to 2 log2N − 1, each stage including N/2
basic 2B-SEs. Hence, the area scales as
CBENES(N) = 2N log2N −N (1)
because each 2× 2 SE includes 2 rings. In terms of degrada-
tion index,
XBENES(N) = 2 log2N − 1 (2)
since, in the worst case, there exists a path that passes
through a HLS SE in each stage. Hence, Benes networks
show a poor scalability in terms of degradation index, since
XBENES grows with the size N ; given a maximum value Xˆ
for the degradation index index, it is impossible to build
networks with size N > 2(Xˆ+1)/2.
IV. HYBRID MULTISTAGE ARCHITECTURES
The upper part of Table I provides a synoptic overview of
the area and the degradation index for the basic architec-
tures. To improve scalability for large N , we now combine
1As a reminder, a switching network is defined non-blocking if it is
always possible to add a new connection from any free input to any
free output port. A non-blocking network is defined rearrangeable,
if it is possible to add such new connection by reconfiguring the pre-
existing paths due to the previous connections [12]
4TABLE I
COMPARISON BETWEEN DIFFERENT NETWORK ARCHITECTURES,
HAVING DEFINED kˆ = 2(Xˆ−1)/2 .
Network Area Degradation index
Crossbar N2 1 ≤ Xˆ
Clos 2
√
2N
3
2 3 ≤ Xˆ
Benes 2N log2N −N 2 log2N − 1 ≤ Xˆ
M-Benes 4N log2N log2N ≤ Xˆ
HCB 2N2/kˆ +N(Xˆ − 2) 3 ≤ Xˆ ≤ 2 log2N − 1
M-HCB 4N2/kˆ2 + 2N(2Xˆ − 3) 3 ≤ Xˆ ≤ log2N
HBC N2/kˆ +N(Xˆ − 1) 1 ≤ Xˆ ≤ 2 log2N − 1
M-HBC 4N2/kˆ2 + 2N(Xˆ − 2) 3 ≤ Xˆ ≤ log2N + 1
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Fig. 4. Hybrid Crossbar-Benes (HCB) network.
the Clos network architecture (based on simple crossbar
with low degradation index) with the Benes network (with
minimum area), considering two possible variants: i) the
Hybrid Crossbar-Benes network and ii) the Hybrid Benes-
Crossbar network.
A. The Hybrid Crossbar-Benes (HCB) architecture
The HCB network is depicted in Fig. 4 and consists of a
Clos network in which the middle-stage modules are imple-
mented through Benes networks, instead of crossbars. Like
the original Clos network, the HCB network is constrained to
N = nk, being n ≥ 2 the size of the crossbars, and k = 2h the
size of the Benes networks for some integer h ≥ 1. Clearly,
from the area perspective, the best solution is to make the
Benes network as large as possible, up to k = N/2, when
the HCB network degenerates into a Benes network. On the
contrary, from the degradation index perspective, since
XHCB = 2 log2(N/n) + 1 (3)
we must increase the crossbar size n. Thus, given a target
Xˆ ≥ 3, it must be XHCB ≤ Xˆ and n ≥ N/kˆ, having defined
kˆ = 2(Xˆ−1)/2. The value n = N/kˆ ensures both feasibility
and minimum area. Finally,
CHCB(N, Xˆ) = 2kˆCXBAR(n) + nCBENES(kˆ) =
2
N2
kˆ
+N(2 log2 kˆ − 1) = 2
N2
kˆ
+N(Xˆ − 2) =
N2
2(Xˆ−3)/2
+N(Xˆ − 2) (4)
for 3 ≤ Xˆ ≤ 2 log2N−1. Note that (4) is lower than a crossbar
for N ≥ (Xˆ − 2)/(1− 2−(Xˆ−3)/2).
B. The Hybrid Benes-Crossbar (HBC) architecture
The HBC network is depicted in Fig. 5 (with N = n2h)
and consists of a Benes network factorized until a certain
level h ≥ 0, when the middle stage is substituted by k = 2h
crossbars of size n.
Again, from the area perspective, we must increase the
“Benes part” up to k = N/2 when the HBC degenerates into
a Benes network. However, from the degradation index point
of view, since
XHBC = 2h+ 1 = 2 log2(N/n) + 1 (5)
the best solution is to decrease the level of factorization h
(up to h = 0 when the HBC degenerates into a crossbar).
Thus, to satisfy a given target Xˆ ≥ 1, it must be XHBC ≤ Xˆ
and n ≥ N/kˆ, having defined kˆ = 2hˆ and hˆ = (Xˆ − 1)/2. The
value n = N/kˆ ensures both feasibility and minimum area.
Now the HBC area scales as:
CHBC(N, Xˆ) = kˆCXBAR(n) + 2(2hˆ)(N/2) =
N2
kˆ
+N(Xˆ − 1) = N
2
2(Xˆ−1)/2
+N(Xˆ − 1) (6)
for 1 ≤ Xˆ ≤ 2 log2N − 1. Note that (6) is asymptotically
half the area of the HCB and it is lower than a crossbar for
N ≥ (Xˆ − 1)/(1− 2−(Xˆ−1)/2).
V. MIRRORED ARCHITECTURES
To further reduce the degradation index X or to achieve
larger N for a given maximum degradation index Xˆ, we
propose the mirroring technique that exploits the spatial
dimension, as shown in Fig. 6(a). We use two different
switching planes, topologically identical: the normal plane
is built with 2B-SEs only, whereas the mirrored plane with
2M-SEs only.
Depending on the architecture of the plane selector, the
inputs are connected to both planes by means of either one
of three solutions: i) the 1B-SE (Fig. 1(a)) which implicitly
introduces a different degradation index to the signal de-
pending on the plane, or ii) the plane selector depicted in
Fig. 6(b), which introduces a constant degradation index to
both planes, or iii), when possible, integrating the selector
with an extension of the first stage of the architecture. For
large N , in the i) and ii) plane selectors, the number of
waveguide crossings may be significant, due to the connec-
tion from/to input/output ports to/from the fabric (see the
solid and dashed lines in the left hand side of Fig. 6(a)). To
crossbars
k
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Fig. 5. Hybrid Benes-Crossbar (HBC) network.
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address this issue we propose to adopt a vertically coupled
microring resonator [21] for the 1B-SE in i) and for the
microring connected to the normal plane in ii). By doing
so, input ports are connected to the normal plane through
waveguides on a “lower busline level” (solid lines in Fig.6(a)),
and to the mirrored plane through waveguides in an “upper
busline level” (dashed lines in Fig. 6(a)). According to [21],
the required fabrication process for the two busline levels is
feasible and would avoid power penalties due to waveguide
crossing in our architecture. Since a similar design can be
exploited with the couplers from the fabric to the outputs,
we neglect losses due to waveguide crossing in our model.
We now consider the two fabrics, one for each plane. Since
a HLS of a SE in one plane corresponds to a LLS in the
other plane, a generic path that crosses X 2B-SEs in HLS
in the normal plane, will cross (S − X) 2M-SEs in HLS in
the mirrored plane, where S is the total number of traversed
2 × 2 SEs in each plane. This observation leads to a simple
routing algorithm. After computing a path for the normal
plane, whenever X > S/2, the routing algorithm will choose
the path along the mirrored plane, i.e. the one with lowest
degradation index; otherwise the path will be routed across
the normal plane. As a consequence, we can start from a
plane characterized by a degradation index X and build the
whole network with degradation index:
XM = bX/2c+XS (7)
where XS is the degradation index introduced by the se-
lector; as a consequence, the degradation index is roughly
halved by doubling the area of the “Benes part” of the net-
work, constituted only by 2×2 SEs (i.e., doubling the number
of 2×2 SEs). This allows to scale the size of the network given
the same Xˆ, as shown below for each architecture.
From the routing point of view, computing the path in the
mirrored architecture has the same complexity as computing
it for just a single plane, because of the identical topology of
the normal plane and the mirrored one.
Note that mirroring the crossbars (based on 1B-SEs) does
not provide any advantage in terms of degradation index.
Two possible solutions to build the crossbars can be en-
visaged: i) the crossbars are replicated in both planes; ii)
each crossbar is shared between the two planes, by adding
one plane selector at the inputs of each crossbar, and one
passive coupler at the outputs. Solution i) has the advantage
of avoiding additional degradation index, but it introduces
the area cost of replicating the crossbars. On the contrary,
solution ii) shows a larger degradation index, but this is com-
pensated by a smaller area. In the following, we considered
solution i), whereas solution ii) is left for future works.
The mirroring technique will be denoted with the prefix
M- and it is applied to Benes, HCB and HBC networks.
A. Mirrored Benes networks
In the M-Benes network, the selector is either a 1B-
SE or the plane selector of Fig. 6(b). On the one hand,
the 1B-SE introduces an asymmetric behavior in terms of
degradation index, and makes more complex the layout to
connect directly the drop port and the through port to each
of the two planes. On the other hand, the plane selector adds
a constant degradation index of one extra 1B-SE in HLS to
all the paths, but it is simpler to implement due to its layout
suited for an homogeneous selection between both planes.
Therefore, we will assume always the plane selector for the
M-Benes.
Since the Benes network presents an odd number of
stages, when we build a plane with a maximum degradation
index XBENES, from (7) we obtain a M-Benes network with:
XM-BENES =
XBENES − 1
2
+ 1 = log2N (8)
Let N be the maximum size of a Benes network satisfying
Xˆ; by (2), Xˆ = 2 log2N − 1. A mirrored version satisfying Xˆ
is built with two Benes networks in which the maximum
degradation index is relaxed up to 2Xˆ − 1, according to
(8). Hence, such Benes networks can have up to N ′ ports
compatible with 2Xˆ− 1 = 2 log2N ′− 1. By simple algebra, it
can be shown that N ′ = N2/2, i.e. the mirroring technique
allows to scale the network by a quadratic factor.
The final area is simply obtained by considering the plane
selectors and the two Benes networks:
CM-BENES(N) = 2CBENES(N) + 2N = 4N log2N
B. Mirrored HBC networks
The M-HBC network requires a selector due to the Benes
part at the edges of the network. Similarly to the M-Benes
network, we assume the plane selector of Fig. 6(b).
Let XHBC be the maximum degradation index in a single
plane HBC network. Due to the even number of Benes stages
that compose the HBC network and the single crossbar stage
in the middle, the degradation index for the M-HBC network
is:
XM-HBC =
XHBC + 1
2
+ 1 = log2
N
n
+ 2 (9)
Let Xˆ be the maximum degradation index satisfied in a
HBC network. According to (9), we can build a M-HBC in
which the maximum degradation index is relaxed up to 2Xˆ−
3. Therefore, recalling that kˆ = 2(Xˆ−1)/2, the area scales as:
CM-HBC(N, Xˆ) = 2CHBC(N, 2Xˆ − 3) + 2N =
4
N2
kˆ2
+ 2N(Xˆ − 2) = N
2
2Xˆ−3
+ 2N(Xˆ − 2) (10)
for 3 ≤ Xˆ ≤ log2N + 1. Note that for high values of N , (10)
is lower than (6) for a degradation index Xˆ > 5.
C. Mirrored HCB networks
Differently from the mirrored versions of Benes and HBC
networks, it is possible to integrate the plane selector in the
first stage crossbar. Indeed, in a mirrored HCB network, the
first stage is composed by crossbars of size n× n. The plane
selector is connected to two crossbars (one for each plane)
and allows to connect each input port with 2n output ports (n
for each plane). This observation suggests a possible way to
integrate n plane selectors and two n×n first-stage crossbars
6with just a single n× (2n) crossbar, reducing the area by 2N
and the degradation index by one.
Let XHCB be the maximum degradation index in a single
plane HCB network. Due to the odd number of Benes stages
that compose the HCB network and the crossbars stages at
the edges, we obtain the following degradation index for the
M-HCB:
XM-HCB =
XHCB + 1
2
= log2
N
n
+ 1 (11)
Let Xˆ be the maximum degradation index satisfied in a
HCB network. According to (11), we can build a M-HCB in
which the maximum degradation index is relaxed up to 2Xˆ−
1. Therefore, recalling that kˆ = 2(Xˆ−1)/2, the area scales as:
CM-HCB(N, Xˆ) = 2CHCB(N, 2Xˆ − 1) =
4
N2
kˆ2
+ 2N(2Xˆ − 3) = N
2
2Xˆ−3
+ 2N(2Xˆ − 3) (12)
for 3 ≤ Xˆ ≤ log2N + 1. Note that for high values of N , (12)
is lower than (4) for a degradation index Xˆ > 3.
VI. POWER-PENALTY-AWARE ROUTING ALGORITHM
In previous Sections III-V we have proposed different
network architectures, whose area and degradation index
have been summarized in Table I. Independently of the
configuration algorithm, both the crossbars and the Clos
networks experience a fixed degradation index: XXBAR = 1
and XCLOS = 3. On the other hand, for all the other networks
considered in this paper, the degradation index depends on
the path chosen by the routing algorithm to establish the
required connections. In this section, we show the design
of a routing algorithm, aware of HLS and LLS states, that
reduces the degradation index.
Aim of the routing algorithm is to configure the state of
each SE to satisfy any given input-output permutation pi,
as defined in Sec. III. We consider the well-known Paull
algorithm [12] which has been designed to configure a three-
stage Clos network, but it is also suitable for multi-stage
interconnection networks based on recursive Clos construc-
tion. At each recursion level, the network is abstracted as
an equivalent three stage Clos network.
Referring to Fig. 3, consider a basic Clos network with
I-stage and III-stage switching modules (SMs) of size n ×
n; as a consequence, n modules are present in the II stage.
The algorithm starts from the N × N network and from a
given permutation pi of size N , and then it computes the
configuration of all the 2k + n SMs to establish the paths
that route all the connections in pi. Then, if the middle-stage
SMs are, internally, Clos networks, the Paul algorithm is
applied recursively to each individual k × k SM to establish
all the required k connections.
Consider now just a basic Clos network that must be
configured according to pi. The Paull algorithm works in
an incremental way, considering the inputs in an arbitrary
order. When input x is considered, the algorithm computes
the path to connect x to output pi(x) by configuring (see
Fig. 3): (i) the I-stage SM where input x is located (we denote
this as “module i”), (ii) the III-stage SM where output pi(x)
is located (we denote this as “module j”), (iii) one or at most
two SMs present in the II-stage. By construction, exactly one
of the two cases can occur:
1) there exists a II-stage module a that can be connected
to both modules i and j; in this case, II-stage module a
is configured to support the connection from its internal
input i to its internal output j; I-stage module i is
configured to connect input x to its internal output a;
III-stage module j is configured to connect its internal
input a to pi(x);
2) otherwise, there exist two II-stage modules a and b,
such that a can be connected to module i, and b can
be connected to module j; in this case, the algorithm
moves a set of pre-existing connections from a to b, and
another set from b to a, and accordingly recomputes
the configurations of the I-stage modules and III-stage
modules; then either a or b is used to support the new
connection from x to pi(x), similarly to the previous
case.
The Paull algorithm exploits many degrees of freedom
to establish the connections given by pi: (i) the sequence
of inputs considered by adding the connections in pi, (ii)
the choice of a and b, (iii) the choice of the paths to be
moved from/to a and b. Of course, each routing choice affects
the degradation index experienced by the paths across the
switching fabric.
We propose to modify the Paull algorithm to exploit such
degrees of freedom in choosing a and b, among all the
n possible II-stage modules, to minimize the degradation
index. This modified version of the algorithm will be denoted
by PPA-Paull (Power-Penalty-Aware Paull algorithm), in con-
trast with the classical version denoted simply by Paull.
In the case n > 2, the I-stage and III-stage modules are
crossbars and the degradation index introduced by them is
always two, independently from the choice of the II-stage
module: PPA-Paull chooses randomly a II-stage module that
is currently available. In the case n = 2 (i.e. 2B-SEs at
the I-stage and III-stage), the degradation index depends on
the state of I-stage module i and III-stage module j. Let us
assume that all the inputs and the outputs of the whole Clos
network are numbered in increasing order starting from 1
and that the II-stage module a is the upper module, whereas
b is the lower one. When an odd input is connected to an odd
output, PPA-Paull will choose (if available) b to configure
both 2B-SEs at the edges in LLS. Analogously, when an
even input is connected to a even output, a will be chosen.
Otherwise, either a or b will be chosen at random, since
exactly one 2B-SE in the I-stage or III-stage will be in HLS
(i.e., the degradation index will be always one).
VII. NUMERICAL EVALUATION
In Sec. VII-A we investigate the scalability of different
interconnection networks. In Sec. VII-B we investigate by
means of simulations the degradation index reduction of-
fered by the PPA-Paull algorithm with respect to the classical
Paull algorithm.
A. Interconnection network design
We compare N×N interconnection networks by evaluating
both the degradation index X and the area (in terms of
number of microrings).
Fig. 7 shows the degradation index of different networks
in function of N . Crossbars and Clos networks show a fixed
degradation index, as discussed in Sections III-A and III-B.
On the contrary, the Benes network shows the worst scalabil-
ity in terms of degradation index, because X scales logarith-
mically with respect to the number of inputs, coherently with
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(2). The HCB and the HBC networks (for the two different
cases n = 16 and n = 32) show the same scalability law, as
described by (3) and (5). As shown in Sec. V, the mirrored
technique roughly reduces X by a factor of two. Thus, if we
impose a maximum degradation index Xˆ, it is possible to
build Benes networks with a number of ports equal to N2/2
instead of N ; similar gains apply to the Benes part of the
other networks. Note that this advantage appears only for
large N , as predicted by our models.
Fig. 8 and Fig. 9 show the area for different interconnec-
tion networks for two different values of maximum power
penalty; the points refer only to feasible configurations, i.e.
compatible with the given target Xˆ. The main figure refers
to smaller networks (N ranging from 24 to 210), whereas the
inset figure refers to larger networks (N from 210 to 216).
In general, the crossbar always shows the highest area,
while Benes networks always the lowest one, whenever
feasible.
Fig. 8 shows that the only feasible Benes network, when
Xˆ = 7, is for N = 16. Instead, exploiting the mirroring
technique, networks up to N = 128 can be built. Clos
networks show the lowest area for very large N . Indeed,
as the network size increases, the worst case degradation
index grows. As a consequence, when Xˆ is smaller, edge or
inner crossbars in HBC/HCB networks must be larger. On
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the contrary, Fig. 9 shows that, if the target Xˆ is larger,
the size of crossbars inside the HBC and HCB networks
decreases, reducing the overall area. Mirrored hybrid archi-
tectures reduce by a square factor the size of the internal
crossbars. For low values of Xˆ, the mirroring technique
becomes area-effective for smaller N . HCB and HBC net-
works are feasible whenever the Benes network violates the
HLS constraint. Among the two hybrid solutions, the HCB
architecture exhibits a larger area than HBC network, and
similar observations hold for their mirrored solutions.
B. The performance of the routing algorithm
We compare the degradation index of the PPA-Paull al-
gorithm with respect to the classical version of the Paull
algorithm. We report results only for Benes networks, which
provide an upper bound on the degradation index experi-
enced by the other architectures.
We assume a microring based interconnection network,
with synchronous operations, i.e., time is divided into inter-
vals of fixed duration (timeslots) and the network transfers
data units of fixed size (denoted as “cells”); the timeslot
duration is equal to the transmission time of a cell. In the
case of variable-size packets, incoming packets are chopped
into cells, while outputs reassemble all the cells belonging to
the same packet. We consider a uniform traffic scenario, with
ρ being the average load at each input port. At each timeslot,
we generate an input-output permutation pi in which each
input is active with probability ρ. Starting from a random
input and considering all the other inputs in a sequential
fashion, a sequence of consecutive connections is generated
according to the rule: if input i is active, it is connected to
pi(i). The routing algorithm adds each connection at the time
in an incremental way, during the same timeslot.
Each path computed by the algorithm will result in a
certain power penalty index; if such index is larger than
Xˆ, the corresponding connection is blocked. To compare
the routing algorithms, we measure the blocking probabil-
ity PB(Xˆ) as the average fraction of blocked input-output
pairs over the number of active inputs. As a complementary
measurement, the throughput is evaluated as the average
number of connections that are established without blocking
in a generic timeslot; the maximum throughput is equal
to the average load ρ and it is reached when a connection
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is never blocked, for any permutation. In the figures, the
throughput and the blocking probability are averaged across
many timeslots.
Fig. 10 shows the throughput in function of the maximum
degradation index Xˆ for a 64 × 64 Benes network and
different input loads: ρ ∈ {0.1, 0.5, 0.9}, corresponding to a
lightly, medium and highly loaded network, respectively. For
enough large Xˆ, the throughput reaches its maximum value
(0.1, 0.5 or 0.9 for each couple of curves), since the routing is
not affected by the degradation index; in such case, all the
algorithms behave the same. Note that the number of stages
for the considered network is 11, hence larger values of Xˆ are
not affecting the routing. On the other side, smaller values
of Xˆ reduce the possibility of finding feasible paths; in the
extreme case, the throughput approaches zero. In general,
PPA-Paull achieves always a better throughput than Paull.
When the input load ρ increases, the minimum Xˆ to achieve
the maximum throughput increases, since the routing is
more constrained by a larger number of preliminary paths
added during the current timeslot.
Fig. 11, Fig. 12 and Fig. 13 show the blocking probability
in function of the maximum power penalty, each figure
referring to a different value of input load. The smaller plot
inside each figure details the blocking probability for low
values of Xˆ.
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The total number of stages S(N) in function of N are
S(32) = 9, S(64) = 11 and S(128) = 13; whenever Xˆ > S(N),
the blocking probability is zero by construction and the
maximum throughput is achieved. On the contrary, when
Xˆ approaches zero, the routing is severely constrained by
the degradation index: the blocking probability increases and
the throughput tends to zero. Furthermore, as N increases,
in all the figures the blocking probability increases due to
the larger network depth. In general, the reduction in the
blocking probability due to PPA-Paull with respect to Paull
is very large, reaching more than two orders of magnitude
in some cases.
To better understand such results, consider the case in
which just one path must be connected (this event may
happen for low input load). If we set Xˆ = 0, there will be only
one specific destination (among N possible ones) reachable
by each input; the corresponding path will be found by PPA-
Paull. Thus, at low load and under uniform traffic, we can
expect P PPA-PaullB (0) = 1 − 1/N (consistently with the values
in the figure).
Now observe that, in a Benes network, there exist always
2log2 N−1 = N/2 different paths connecting any input to
any output, since in the first log2N − 1 stages there are
always two output ports in each module that can be used
to reach any destination, whereas in the last log2N stages
9there exists just one output port in each module to reach the
desired output. Given an input-output pair with a possible
path compatible with Xˆ = 0 (this pair is chosen with
probability 1/N as shown above), the Paull algorithm will
choose one random path among the N/2 available paths,
but only one of them will be able to satisfy the constraint
Xˆ = 0. Hence, we can expect that P PaullB (0) = 1 − 2/N2
(coherently with the values in the figure), which is larger
than P PPA-PaullB (0).
We now evaluate the maximum degradation index expe-
rienced by a single path computed by PPA-Paull. At each
factorization level, PPA-Paull chooses the configuration of
the first and the third stage to minimize the degradation
index; in the case of a single path, the degradation index can
increase by one at each factorization level. As a consequence,
the maximum degradation index will be log2N − 1, equal
to the number of factorization levels. Hence, for low load,
we expect that the blocking probability tends to zero when
Xˆ ≥ log2N . Indeed, Fig. 11 shows that the observed blocking
probability goes to zero for Xˆ = 6, 7, 8 when N = 32, 64, 128,
which is very close to the bound found before.
VIII. CONCLUSIONS
In this paper we analyzed the scalability in terms of
area and power penalty of different interconnection networks
based on microring resonators. We described the basic 1× 2
and 2×2 switching elements, we highlighted the asymmetric
power loss of the different switching states, and we defined
the degradation index. Then, we obtained the degradation
index of crossbar, Benes and Clos networks. To achieve
a better compromise between area (in terms of number
of microrings) and degradation index, we propose (i) two
architectures based on different combinations of the Benes
and crossbar networks and (ii) the mirroring technique.
Finally, we presented a simple variation of the classical
Paull algorithm to setup input-output connections, and we
investigated the corresponding improvement in terms of the
degradation index. Given the promising results obtained in
our studies, we believe that the role of microring resonators
will become more and more relevant in future high capacity
photonic interconnection networks.
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